



B75M-DGS R2.00




NO DATA MASK (DM) on Sandy Bridge Memory Controller!!
Tie DM signals to GND in the DIMM side!!




B75M-DGS

ASRock Title : MEM CTRL CHA	
ASRock Inc. Engineer: Chia-wei Chang	
Size A3	Project Name B75M-DGS
Date: Thursday, November 22, 2012	Sheet 2 of 48


NO DATA MASK (DM) on Sandy Bridge Memory Controller!!
Tie DM signals to GND in the DIMM side!!



B75M-DGS



GRCOMP<500mil
U1.B4 and U1.C4 tight together then use 4 mil trace to HR2.2
U1.B5 use 10 mil trace separate to HR2.2



for PCIE signal trans-layer decoupling capacitors!!!
Place near trans-layer vias for PCIE lanes.

B75M-DGS

ASRock		Title : CPU - PEG/FDI	
ASRock Inc.		Engineer: Chia-wei Chang	
Size	Project Name		Rev
A3	B75M-DGS		2.00
Date:	Thursday, November 22, 2012	Sheet	4 of 48

can not connect to clock gen. must be provided by PCH.

2000 mil <U1.AJ19 to HR45 <3000 mil





For future processor compatibility, the PROC_SEL should be connect to the NV_CLE pin on the PCH through an isolation resistor of 4.7K ohm and a 2.2k ohm pull up to V_NAND_IO (+1.8V).

Reserved for testing purpose:

Must have: CFG[3:0], CFG[16] test points.








Nice to have: CFG[7:0], CFG[16] test points.

Very nice to have: Nice to have: CFG[15:0], CFG[16] test points.







MISC

SOCKET_1155P





SVID Placement needs to pay attention for pull up resistors. See PDG page 330








All reserved. No connected.



B75M-DGS


ASRock Title : CPU - GND		
ASRock Inc. Engineer: Chia-wei Chang		
Size	Project Name	Rev
A3	B75M-DGS	2.00
Date: Thursday, November 22, 2012		Sheet 7 of 48

Q77 support PCI. Check PCI solution!!!
H67/P67 do not support PCI. Check PCI solution!!!




B75M-DGS





PCie Port 1 need to connect to Slot.
Do NOT connect to IC.

LAN1 (x1)



Over Current Pin Default Usage

Pin	Default Port Mapping
OC0#	Port 0, Port 1
OC1#	Port 2, Port 3
OC2#	Port 4, Port 5
OC3#	Port 6, Port 7
OC4#	Port 8, Port 9
OC5#	Port 10, Port 11
OC6#	Port 12, Port 13
OC7#	Not Used

USB6 ~ 7 are disabled for B75.

Watch out!!! port 12/13
P/N is different!!

Intel 7 Series chipset USB Port Mapping








USB 2.0 Port Number	USB 3.0 Ports Number
0	1
1	2
2	3
3	4
4	-
5	-
6	-
7	-
8	-
9	-
10	-
11	-
12	-
13	-


B75M-DGS

ASRock		Title : PCIEDMIUSB	
ASRock Inc.		Engineer: Chia-wei Chang	
Size Custom	Project Name B75M-DGS		Rev 2.00
Date: Thursday, November 22, 2012		Sheet 9	of 48

GPIO28	High
HDA_SYNC	Low

GPIO28	High
HDA_SYNC	Low






- In an effort to address customer display issues more efficiently Intel recommends customers adopt digital display configuration similar to Intel CRB as following


Digital Port	Display Technology
Port B	DVI or SDVO (Desktop) DisplayPort, HDMI/DVI or SDVO (Mobile)
Port C	DisplayPort (Desktop) DisplayPort/HDMI/DVI (Mobile)
Port D	HDMI/DVI/eDP* (Desktop) HDMI/DVI/DisplayPort (Mobile)

B75M-DGS





ASRock Title : Clock Distribution	
ASRock Inc.	Engineer: Chia-wei Chang
Size B	Project Name B75M-DGS
Date: Thursday, November 22, 2012	Rev 2.00
Sheet 12 of 48	



B75M-DGS


			Title : FDI & USB3.0		
ASRock Inc.			Engineer: Chia-wei Chang		
Size	Project Name				Rev
A	B75M-DGS				2.00
Date: Thursday, November 22, 2012			Sheet	13	of 48

**FLEX CLK HAS RULE OF USING.
SEE PDG PAGE 191 FOR DETAILS.**




14Mhz no need to connect by using internal clock.


Flex 0, 2 : 33 Mhz
Flex 1, 3 : 27/14/24/48/25 Mhz



PCH1H CPT_CRB



Panther




CPU

LAN1

PCIE x16 Slot


B75M-DGS

		Title :CLK	
ASRock Inc.		Engineer: Chia-wei Chang	
Size B	Project Name B75M-DGS		Rev 2.00
Date: Tuesday, November 27, 2012		Sheet 14	of 48




677: SLOTOCC#
667: SLOTOCC


Clock source select.





For different version





AC59改
11G232047004030
MLCC 47PF/50V (0402) NPO 5%



FAH11_PWR1 change from GP60 to GP10




CASEOPEN




Enable ASUS




Modify H/W Monitor Sequence.




SW and RV10 Strap




Navotun Deep R5 Support (HCT5774)




Pull high for fan-in tachometer.




Strapping




OR632 200 Ohm is for P6A/R6x platform only






c.w. huang:Add 10uF cap. to improve DDR3 over clock.

channel A



channel B



B75M-DGS

ASRock		Title : DDR3 (Power 2)	
ASRock Inc.		Engineer: Chia-wei Chang	
Size	Project Name		Rev
A3	B75M-DGS		2.00
Date: Thursday, November 22, 2012		Sheet 21 of 48	

8 AD[31..0]
8 C/BE#[0..3]
8 DEVSEL#
8 IRDY#
8 STOP#

8 INTG#
8 INTF#
8 INTE#
8 INT#
8 SERR#
8 PAR





8 PME#
8 PCIRST#
8 FRAME#
8 TRDY#
8 PLOCK#
8 PERR#

8 REQ#0
8 PCH_GNT#0

GNT#0


PCI SLOT1


EFGH
IDSEL AD17








B75 Pro3-M

ASRock		Title : PCI Slot	
ASRock Inc.		Engineer: Chia-Wei Chang	
Size	Project Name	Rev	
A3	B75 Pro3-M	2.00	
Date:	Thursday, November 22, 2012	Sheet	22 of 48






USB Power




KB/MOUSE









17 LKBDATA
17 LKBCLK
17 LMSDATA
17 LMSCLK

PS2_KBMS1




B75M-DGS









NOTE: ASUS symbol mistake
Pin45: SIDE_L
Pin46: SIDE_R




Place one near codec and another one near external connectors.





For EMI



B75M-DGS

ASRock Title : **ALC662 Codec_2**

ASRock Inc. Engineer: **Chia-wei Chang**

Size	Project Name	Rev
Custom	B75M-DGS	2.00

Date: Thursday, November 22, 2012 Sheet 29 of 48





SMBus Switch

1.00 SMBus connect to two kind of devices, one use Main power, another use Standby power, so use this switch circuit to isolate those two device.
SMB_CLK and SMB_DATA for Standby device.
SMB_CLK_MAIN and SMB_DATA_MAIN for Main power device.

SMB_CLK and SMB_DATA connects to the ICH10R


Mount those SR64 and SR65 if we want to support PCI 2.3

SMB_CLK_PCI and SMB_DATA_PCI connects to the PCIE slot



B75M-DGS

ASRock		Title : SMBUS SWITCH,FAN	
ASRock Inc.		Engineer: Chia-wei Chang	
Size	Project Name	Rev	
A3	B75M-DGS	2.00	
Date: Thursday, November 22, 2012	Sheet 30	of 48	




B75M-DGS		
		Title : CPU FAN
ASRock Inc.		Engineer: Chia-wei Chang
Size	Project Name	Rev
A3	B75M-DGS	2.00
Date: Thursday, November 22, 2012		Sheet 31 of 48


+5V_DUAL_USB circuit diagram




RING_IN



FRONT PANEL




ATXPWR CONN




*Around the ATX Power Connector

S3 circuit diagram



Logic IC : R190 = 2.7K, Q8 = 2N7002
BJT : R190 = 8.2K, Q8 = 3904, R192
= uninstall







SPEAKER Function





B75M-DGS

ASRock		Title : POK DUALSW_ENASUS	
ASRock Inc.		Engineer: Chia-wei Chang	
Size A3	Project Name B75M-DGS	Rev 2.00	
Date: Tuesday, December 11, 2012		Sheet 32	of 48


Parallel Port




COM




BATT






IR







TPM










DVI CONNECTOR





BOM爲1%



Level Shift









SATA3 & SATA LED

1.00 Internal Pull UP
1.00 If need pul up,
check +3.3V or +5V






INTEL SATA3

Check SATA Port Name with leaders!!!




INTEL SATA2



B75M-DGS


ASRock		Title : SATA3/SATA2 / ESATA	
ASRock Inc.		Engineer: Chia-wei Chang	
Size	Project Name	Rev	
Custom	B75M-DGS	2.00	
Date: Tuesday, December 11, 2012	Sheet 37	of 48	





USB3_ 2_3





B75 Pro3-M


ASRock		Title : Front USB3	
ASRock Inc.		Engineer: Chia-Wei Chang	
Size	Project Name	Rev	
Custom	B75 Pro3-M	2.00	
Date: Tuesday, December 11, 2012		Sheet	38 of 48








+VCCSA	OV1	OV2
0.925V	H	H (default)
1.016V	H	L
1.107V	L	H
1.200V	L	L





B75M-DGS

		Title : VSA	
ASRock Inc.		Engineer: Chia-wei Chang	
Size B	Project Name B75M-DGS		Rev 2.00
Date: Thursday, November 22, 2012		Sheet 41	of 48

+3VSB_A




+1.8V_{PLL} Power




B75M-DGS

		Title : <u>DC to DC</u>
ASRock Inc.		Engineer: <u>Chia-wei Chang</u>
Size Custom	Project Name <div style="text-align: center; font-size: 1.2em; font-weight: bold;">B75M-DGS</div>	Rev 2.00
Date: <u>Tuesday, November 27, 2012</u>		Sheet <u>42</u> of <u>48</u>

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


		Title : Voltage_Switch	
<small>ASRock Inc.</small>		Engineer: Chia-wei Chang	
Size B	Project Name B75M-DGS		Rev 2.00
Date: Thursday, November 22, 2012		Sheet 44	of 48

45 BOOT1 << BOOT1
45 VCORE_UG1 << VCORE_UG1
45 VCORE_PHASE1 << VCORE_PHASE1
45 VCORE_LG1 << VCORE_LG1




45 BOOT2 << BOOT2
45 VCORE_UG2 << VCORE_UG2
45 VCORE_PHASE2 << VCORE_PHASE2
45 VCORE_LG2 << VCORE_LG2


45 BOOT3 << BOOT3
45 VCORE_UG3 << VCORE_UG3
45 VCORE_PHASE3 << VCORE_PHASE3
45 VCORE_LG3 << VCORE_LG3



Exposed pad 至少4個Vias to GND




Vcore output P-CAP Samwha Cap.




GFX output MLCC


Samwha Cap.





Vcore output MLCC



GFX output MLCC



Vcore Input P-CAP



B75M-DGS

ASRock		Title : CPU CAP & Offset	
ASRock Inc.		Engineer: Chia-wei Chang	
Size Custom	Project Name B75M-DGS	Rev 2.00	
Date: Wednesday, November 28, 2012		Sheet 47	of 48

SCREW_HOLE

